CλaSH: Structural Descriptions of Synchronous Hardware using Haskell by Baaij, Christiaan et al.
CλaSH: Structural Descriptions
of Synchronous Hardware using Haskell
Christiaan Baaij, Matthijs Kooijman, Jan Kuper, Arjan Boeijink, Marco Gerards
Computer Architecture for Embedded Systems (CAES)
Department of EEMCS, University of Twente
P.O. Box 217, 7500 AE, Enschede, The Netherlands
c.p.r.baaij@utwente.nl, matthijs@stdin.nl, j.kuper@utwente.nl
Abstract—CλaSH is a functional hardware description lan-
guage that borrows both its syntax and semantics from the func-
tional programming language Haskell. Polymorphism and higher-
order functions provide a level of abstraction and generality that
allow a circuit designer to describe circuits in a more natural way
than possible with the language elements found in the traditional
hardware description languages.
Circuit descriptions can be translated to synthesizable VHDL
using the prototype CλaSH compiler. As the circuit descriptions,
simulation code, and test input are also valid Haskell, complete
simulations can be done by a Haskell compiler or interpreter,
allowing high-speed simulation and analysis.
I. INTRODUCTION
Hardware description languages (HDLs) have not allowed
the productivity of hardware engineers to keep pace with the
development of chip technology. While traditional HDLs, like
VHDL [1] and Verilog [2], are very good at describing detailed
hardware properties such as timing behavior, they are generally
cumbersome in expressing the higher-level abstractions needed
for today’s large and complex circuit designs. In an attempt to
raise the abstraction level of the descriptions, a great number of
approaches based on functional languages have been proposed
[3]–[10]. The idea of using functional languages for hardware
descriptions started in the early 1980s [3], [4], a time which
also saw the birth of the currently popular HDLs, such as
VHDL. Functional languages are especially well suited to de-
scribe hardware because combinational circuits can be directly
modeled as mathematical functions and functional languages
are very good at describing and composing these functions.
In an attempt to reduce the effort involved with prototyping
a new language, such as creating all the required tooling
like parsers and type-checkers, many functional HDLs [6]–
[9] are embedded as a domain specific language (DSL) within
the functional language Haskell [11]. This means that a
developer is given a library of Haskell functions and types
that together form the language primitives of the DSL. The
primitive functions used to describe a circuit do not actually
process any signals, they instead compose a large graph (which
is usually hidden from the designer). This graph is then further
processed by an embedded circuit compiler which can perform
e.g. simulation or synthesis. As Haskell’s choice elements
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(case-expressions, pattern-matching, etc.) are evaluated at the
time the graph is being build, they are no longer visible to the
embedded compiler that processes the graph. Consequently,
it is impossible to capture Haskell’s choice elements within
a circuit description when taking the embedded language
approach. This does not mean that circuits specified in an
embedded language can not contain choice, just that choice
elements only exist as functions, e.g. a multiplexer function,
and not as syntactic elements of the language itself.
This research uses (a subset of) the Haskell language itself
for the purpose of describing hardware. As a result, certain
language constructs, like all of Haskell’s choice elements,
can now be captured within circuit descriptions. Advanced
features of Haskell, such as polymorphic typing and higher-
order functions, are also supported.
Where descriptions in a conventional HDL have an explicit
clock for the purposes of state updates and synchronicity, the
clock is implicit for the descriptions and research presented
in this paper. A circuit designer describes the behavior of the
hardware between clock cycles, as a transition from the current
state to the next. Many functional HDLs model signals as a
stream of values over time; state is then modeled as a delay on
this stream of values. Descriptions presented in this research
make the current state an additional input and the updated state
a part of their output. This abstraction of state and time limits
the descriptions to synchronous hardware. However, work is
in progress to add an abstraction mechanism that allows the
modeling of asynchronous and multi-clock systems.
Likewise as with the traditional HDLs, descriptions made in
a functional HDL must eventually be converted into a netlist.
This research also features a prototype compiler, which has the
same name as the language: CλaSH1 (pronounced: clash). This
compiler converts the Haskell code to equivalently behaving
synthesizable VHDL code, ready to be converted to an actual
netlist format by a standard VHDL synthesis tool.
To the best knowledge of the authors, CλaSH is the only
(functional) HDL that allows circuit specification to be written
in a very concise way and at the same time support such
advanced features as polymorphic typing, user-defined higher-
order functions and pattern matching.
1CλaSH: CAES Language for Synchronous Hardware.
Fig. 1. Combinational Multiply-Accumulate
The next section will describe the language elements of
CλaSH, and Section III gives a high-level overview of the
CλaSH compiler. Section IV discusses two use-cases, a FIR
filter, and a higher-order CPU design. The related work section
(Section V) is placed towards the end, as the features of CλaSH
should be presented before comparing CλaSH to existing
(functional) HDLs. Conclusions are presented in Section VI,
and future work is discussed in Section VII.
II. HARDWARE DESCRIPTION IN HASKELL
This section describes the basic language elements of
CλaSH and the support of these elements within the CλaSH
compiler. In various subsections, the relation between the
language elements and their eventual netlist representation is
also highlighted.
A. Function application
Two basic elements of a functional program are functions
and function application. These have a single obvious trans-
lation to a netlist format: 1) every function is translated to
a component, 2) every function argument is translated to an
input port, 3) the result value of a function is translated to
an output port, and 4) function applications are translated
to component instantiations. The result value can have a
composite type (such as a tuple), so the fact that a function
has just a single result value does not pose any limitation.
The actual arguments of a function application are assigned
to signals, which are then mapped to the corresponding input
ports of the component. The output port of the function is
also mapped to a signal, which is used as the result of
the application itself. Since every function generates its own
component, the hierarchy of function calls is reflected in the
final netlist.
The short example below (1) gives a demonstration of the
conciseness that can be achieved with CλaSH when compared
to other (more traditional) HDLs. The example is a combi-
national multiply-accumulate circuit that works for any word
length (this type of polymorphism will be further elaborated
in Section II-D). The corresponding netlist is depicted in
Figure 1.
mac a b c = add (mul a b) c (1)
The use of a composite result value is demonstrated in
the next example (2), where the multiply-accumulate circuit
returns not only the accumulation result, but also the inter-
mediate multiplication result (see Figure 2, where the double
arrow suggests the composite output).
Fig. 2. Combinational Multiply-Accumulate (composite output)
mac a b c = (z , add z c)
where
z = mul a b
(2)
B. Choice
In Haskell, choice can be achieved by a large set of syntactic
elements, consisting of: case expressions, if − then − else
expressions, pattern matching, and guards. The most general
of these are the case expressions (if expressions can be
directly translated to case expressions). When transforming a
CλaSH description to a netlist, a case expression is translated
to a multiplexer. The control value of the case expression
is fed into a number of comparators, and their combined
output forms the selection port of the multiplexer. The result
of each alternative in the case expression is linked to the
corresponding input port of the multiplexer.
A code example (3) that uses a case expression and
if − then − else expressions is shown below. The function
counts up or down depending on the direction variable, and
has a bound variable that determines both the upper bound
and wrap-around point of the counter. The direction variable
is of the following, user-defined, enumeration datatype:
data Direction = Up | Down
The naive netlist corresponding to this example is depicted
in Figure 3. Note that the direction variable is only compared
to Up, as an inequality immediately implies that direction is
Down (as derived by the compiler).
counter bound direction x = case direction of
Up → if x < bound then
x + 1 else
0
Down → if x > 0 then
x − 1 else
bound
(3)
A user-friendly and also powerful form of choice that is
not found in the traditional HDLs is pattern matching. A
function can be defined in multiple clauses, where each clause
corresponds to a pattern. When an argument matches a pattern,
the corresponding clause will be used. Expressions can also
contain guards, where the expression is only executed if the
guard evaluates to true, and continues with the next clause if
the guard evaluates to false. Like if − then − else expres-
sions, pattern matching and guards have a (straightforward)
translation to case expressions and can as such be mapped
to multiplexers. A second version (4) of the earlier example,
now using both pattern matching and guards, can be seen on
the next page. The guard is the expression that follows the
Fig. 3. Counter netlist
vertical bar (|) and precedes the assignment operator (=). The
otherwise guards always evaluate to true .
The second version corresponds to the same naive netlist
representation (Figure 3) as the earlier example.
counter bound Up x | x < bound = x + 1
| otherwise = 0
counter bound Down x | x > 0 = x − 1
| otherwise = bound
(4)
C. Types
Haskell is a statically-typed language, meaning that the type
of a variable or function is determined at compile-time. Not
all of Haskell’s typing constructs have a clear translation to
hardware, therefore this section only deals with the types that
do have a clear correspondence to hardware. The translatable
types are divided into two categories: built-in types and user-
defined types. Built-in types are those types for which a fixed
translation is defined within the CλaSH compiler. The CλaSH
compiler has generic translation rules to translate the user-
defined types, which are described later on.
Type annotations (entities in VHDL) are optional, since the
CλaSH compiler can derive them when the top-level function
is annotated with its type.
1) Built-in types: The following types have fixed transla-
tions defined within the CλaSH compiler:
Bit: the most basic type available. It can have two values:
Low or High .
Bool: this is a basic logic type. It can have two values:
True or False . Supporting the Bool type is required in
order to support the if − then− else expression.
Signed, Unsigned: these are types to represent integers,
and both are parametrizable in their size. The overflow
behavior of the numeric operators defined for these types
is wrap-around.
Vector: this type can contain elements of any type and has
a static length. The Vector type constructor takes two
arguments: the length of the vector and the type of the
elements contained in it. The short-hand notation used
for the vector type in the rest of paper is: [a | n ], where
a is the element type, and n is the length of the vector.
Index: the main purpose of the Index type is to be used as
an index into a Vector , and has an integer range from zero
to a specified upper bound. If a value of this type exceeds
either bounds, an error will be thrown during simulation.
2) User-defined types: A designer may define a completely
new type by an algebraic datatype declaration using the
data keyword. Type synonyms can be introduced using the
type keyword. Type synonyms do not need any particular
translation, as a synonym will use the same representation as
the original type.
Algebraic datatypes can be categorized as follows:
Single constructor: datatypes with a single constructor
with one or more fields allow values to be packed together
in a record-like structure. Haskell’s built-in tuple types are
also defined as single constructor algebraic types (using
some syntactic sugar). An example of a single constructor
type with multiple fields is the following pair of integers:
data IntPair = Pair Int Int
Multiple constructors, No fields: datatypes with multiple
constructors, but without any fields are enumeration types.
An example of an enumeration type definition is:
data TrafficLight = Red | Orange | Green
Multiple constructors with fields: datatypes with multi-
ple constructors, where at least one of these constructors
has one or more fields are currently not supported. Addi-
tional research is required to optimize the overlap of fields
belonging to the different constructors.
D. Polymorphism
A powerful feature of some programming languages is poly-
morphism, it allows a function to handle values of different
data types in a uniform way. Haskell supports parametric
polymorphism, meaning that functions can be written without
mentioning specific types, and that those functions can be used
for arbitrary types.
As an example of a parametric polymorphic function, con-
sider the type of the first function, which returns the first
element of a tuple:2
first :: (a, b)→ a
This type is parameterized in a and b, which can both
represent any type that is supported by the CλaSH compiler.
This means that first works for any tuple, regardless of what
elements it contains. This kind of polymorphism is extremely
useful in hardware designs, for example when routing signals
without knowing their exact type, or specifying vector oper-
ations that work on vectors of any length and element type.
Polymorphism also plays an important role in most higher
order functions, as will be shown in the next subsection.
2The :: operator is used to annotate a function with its type, where the
annotation z :: x → y indicates that z is a function with an argument of type
x and a result of type y
Another type of polymorphism is ad-hoc polymorphism,
which refers to functions that can be applied to arguments
of a limited set to types. Furthermore, how such functions
work may depend on the type of their arguments. For instance,
multiplication only works for numeric types, and it works
differently for e.g. integers and complex numbers.
In Haskell, ad-hoc polymorphism is achieved through the
use of type classes, where a class definition provides the
general interface of a function, and class instances define the
functionality for the specific types. For example, all numeric
operators are gathered in the Num class, so every type that
wants to use those operators must be made an instance of
Num .
By prefixing a type signature with class constraints, the
constrained type parameters are forced to belong to that type
class. For example, the arguments of the add function must
belong to the Num type class because the add function adds
them with the (+) operator:
add :: Num a ⇒ a → a → a
add a b = a + b
(5)
CλaSH supports both parametric polymorphism and ad-hoc
polymorphism. A circuit designer can specify his own type
classes and corresponding instances. The CλaSH compiler will
infer the type of every polymorphic argument depending on
how the function is applied. There is however one constraint:
the top level function that is being translated cannot have
polymorphic arguments. The arguments of the top-level cannot
be polymorphic as there is no way to infer the specific types
of the arguments.
With regard to the built-in types, it should be noted that
members of some of the standard Haskell type classes are
supported as built-in functions. These include: the numerial
operators of Num , the equality operators of Eq , and the
comparison (order) operators of Ord .
E. Higher-order functions & values
Another powerful abstraction mechanism in functional lan-
guages is the concept of functions as a first class value and
higher-order functions. These concepts allow a function to
be treated as a value and be passed around, even as the
argument of another function. The following example clarifies
this concept:
negateVector xs = map not xs (6)
The code above defines the negateVector function, which
takes a vector of booleans, xs , and returns a vector where all
the values are negated. It achieves this by calling the map
function, and passing it another function, boolean negation,
and the vector of booleans, xs . The map function applies the
negation function to all the elements in the vector.
The map function is called a higher-order function, since
it takes another function as an argument. Also note that map
is again a parametric polymorphic function: it does not pose
any constraints on the type of the input vector, other than that
its elements must have the same type as the first argument of
the function passed to map. The element type of the resulting
vector is equal to the return type of the function passed, which
need not necessarily be the same as the element type of the
input vector. All of these characteristics can be inferred from
the type signature of map:
map :: (a → b)→ [a | n ]→ [b | n ]
In Haskell, there are two more ways to obtain a function-
typed value: partial application and lambda abstraction. Partial
application means that a function that takes multiple arguments
can be applied to a single argument, and the result will again
be a function, but takes one argument less. As an example,
consider the following expression, that adds one to every
element of a vector:
map (add 1) xs (7)
Here, the expression (add 1) is the partial application of
the addition function to the value 1, which is again a function
that adds 1 to its (next) argument.
A lambda expression allows a designer to introduce a
function in any expression without first defining that function.
Consider the following expression, which again adds 1 to every
element of a vector:
map (λx → x + 1) xs (8)
Finally, not only built-in functions can have higher-order
arguments (such as the map function), but any function
defined in CλaSH may have functions as arguments. This
allows the circuit designer to apply a large amount of code
reuse. The only exception is again the top-level function: if
a function-typed argument is not instantiated with an actual
function, no hardware can be generated.
An example of a common circuit where higher-order func-
tions and partial application lead to a very concise and natural
description is a crossbar. The code (9) for this example can
be seen below:
crossbar inputs selects = map (mux inputs) selects
where
mux inp x = (inp ! x )
(9)
The crossbar function selects those values from inputs that
are indicated by the indexes in the vector selects . The crossbar
is polymorphic in the width of the input (defined by the length
of inputs), the width of the output (defined by the length of
selects), and the signal type (defined by the element type of
inputs). The type-checker can also automatically infer that
selects is a vector of Index values due to the use of the vector
indexing operator (!).
F. State
In a stateful design, the outputs depend on the history of the
inputs, or the state. State is usually stored in registers, which
retain their value during a clock cycle.
An important property in Haskell, and in many other func-
tional languages, is purity. A function is said to be pure if it
satisfies two conditions: 1) given the same arguments twice,
it should return the same value in both cases, and 2) that
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the function has no observable side-effects. Pure functions are
a perfect match for combinational circuits, where the output
solely depends on the inputs. When a circuit has state however,
it can no longer be described by a pure function. CλaSH
deals with the concept of state by making the current state
an additional argument of the function, and the updated state
part of the result. In this sense the descriptions made in CλaSH
are the combinational parts of a Mealy machine.
A simple example is adding an accumulator register to
the earlier multiply-accumulate circuit, of which the resulting
netlist can be seen in Figure 4:
macS (State c) (a, b) = (State c′, c′)
where
c′ = mac a b c
(10)
Note that the macS function returns both the new state
(State c′) and the value of the output port (c′). The State
wrapper indicates which arguments are part of the current
state, and what part of the output is part of the updated state.
This aspect will also be reflected in the type signature of
the function. Abstracting the state of a circuit in this way
makes it very explicit: which variables are part of the state is
completely determined by the type signature. This approach to
state is well suited to be used in combination with the existing
code and language features, such as all the choice elements,
as state values are just normal values from Haskell’s point of
view. Stateful descriptions are simulated using the recursive
run function:
run f s (i : inps) = o : (run f s ′ inps)
where
(s ′, o) = f s i
(11)
The (:) operator is the list concatenation operator, where
the left-hand side is the head of a list and the right-hand
side is the remainder of the list. The run function applies
the function the developer wants to simulate, f , to the current
state, s , and the first input value, i . The result is the first
output value, o, and the updated state s ′. The next iteration
of the run function is then called with the updated state, s ′,
and the rest of the inputs, inps . In the context of this paper, it
is assumed that there is one input per clock cycle. However,
this input can be a variable with multiple fields. Note that the
order of s ′, o, s, i in the where clause of the run functions
corresponds with the order of the input, output and state of the
macS function (10). Thus, the expression below (12) simulates
macS on inputpairs starting with the value 0:
run macS (State 0) inputpairs (12)
Fig. 5. CλaSH compiler pipeline
The complete simulation can be compiled to an executable
binary by a Haskell compiler, or executed in a Haskell
interpreter. Both simulation paths require less effort from a
circuit designer than first translating the description to VHDL
and then running a VHDL simulation; it is also very likely that
both simulation paths are much faster.
III. THE CλASH COMPILER
The prototype CλaSH compiler translates descriptions made
in the CλaSH language as described in the previous section to
synthesizable VHDL.
The Glasgow Haskell Compiler (GHC) [12] is an open
source Haskell compiler that also provides a high level API
to most of its internals. Furthermore, it provides several parts
of the prototype compiler for free, such as the parser, the
semantics checker, and the type checker. These parts together
form the front-end of the prototype compiler pipeline, as seen
in Figure 5.
The output of the GHC front-end consists of the translation
of the original Haskell description to Core [13], which is
a small typed functional language. This Core language is
relatively easy to process compared to the larger Haskell
language. A description in Core can still contain elements
which have no direct translation to hardware, such as polymor-
phic types and function-valued arguments. Such a description
needs to be transformed to a normal form, which corresponds
directly to hardware. The second stage of the compiler, the
normalization phase, exhaustively applies a set of meaning-
preserving transformations on the Core description until this
description is in a normal form. This set of transformations
includes transformations typically found in reduction systems
and lambda calculus, such as β-reduction and η-expansion.
It also includes transformations that are responsible for the
specialization of higher-order functions to ‘regular’ first-order
functions, and specializing polymorphic types to concrete
types.
The final step in the compiler pipeline is the translation
to a VHDL netlist, which is a straightforward process due
to the resemblance of a normalized description and a set of
concurrent signal assignments. The end-product of the CλaSH
compiler is called a VHDL netlist as the result resembles an
actual netlist description, and the fact that it is VHDL is only an
implementation detail; e.g., the output could have been Verilog
or even EDIF. For verification purposes of the generated VHDL,
the compiler also creates a test bench and corresponding input,
allowing a developer to compare the external behavior of the
VHDL netlist against the original CλaSH design.
Fig. 6. 4-taps FIR Filter
IV. USE CASES
A. FIR Filter
An example of a common hardware design where the rela-
tion between functional languages and mathematical functions,
combined with the use of higher-order functions leads to a very




xt−i · hi (13)
A FIR filter multiplies fixed constants (h) with the current
and a few previous input samples (x). Each of these multi-
plications are summed, to produce the result at time t. The
equation of a FIR filter is equivalent to the equation of the
dot-product of two vectors, which is shown below:
a • b =
∑n−1
i=0
ai · bi (14)
The equation for the dot-product is easily and directly
implemented using higher-order functions:
as • bs = fold (+) (zipWith (∗) as bs) (15)
The zipWith function is very similar to the map function
seen earlier: It takes a function, two vectors, and then applies
the function to each of the elements in the two vectors pairwise
(e.g., zipWith (∗) [1, 2] [3, 4] becomes [1 ∗ 3, 2 ∗ 4]).
The fold function takes a binary function, a single vector,
and applies the function to the first two elements of the vector.
It then applies the function to the result of the first application
and the next element in the vector. This continues until the
end of the vector is reached. The result of the fold function
is the result of the last application. It is obvious that the
zipWith (∗) function is pairwise multiplication and that the
fold (+) function is summation. The complete definition of
the FIR filter in CλaSH is:
fir (State (xs, hs)) x =
(State (shiftInto x xs, hs), (x . xs) • hs) (16)
where the vector xs contains the previous input samples,
the vector hs contains the FIR coefficients, and x is the
current input sample. The concatenate operator (.) creates
a new vector by placing the current sample (x ) in front of
the previous samples vector (xs). The code for the shiftInto
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function, that adds the new input sample (x ) to the list of
previous input samples (xs) and removes the oldest sample, is
shown below:
shiftInto x xs = x . init xs (17)
where the init function returns all but the last element of a
vector. The resulting netlist of a 4-taps FIR filter, created by
specializing the vectors of the FIR code to a length of 4, is
depicted in Figure 6.
B. Higher-order CPU
This section discusses a somewhat more elaborate example
in which user-defined higher-order function, partial applica-
tion, lambda expressions, and pattern matching are exploited.
The example concerns a CPU which consists of four function
units, fu0, . . . , fu3, (see Figure 7) that each perform some
binary operation.
Every function unit has seven data inputs (of type
Signed 16), and two address inputs (of type Index 6). The
latter two addresses indicate which of the seven data inputs
are to be used as operands for the binary operation the function
unit performs.
These seven data inputs consist of one external input x , two
fixed initialization values (0 and 1), and the previous outputs
of the four function units. The output of the CPU as a whole
is the previous output of fu3.
Function units fu1, fu2, and fu3 can perform a fixed binary
operation, whereas fu0 has an additional input for an opcode
to choose a binary operation out of a few possibilities. Each
function unit outputs its result into a register, i.e., the state of
the CPU. This state can e.g. be defined as follows:
type CpuState = State [Signed 16 | 4]
i.e., the state consists of a vector of four elements of type
Signed 16. The type of the CPU as a whole can now be defined
as (Opcode will be defined later):
cpu :: CpuState
→ (Signed 16,Opcode, [(Index 6, Index 6) | 4])
→ (CpuState,Signed 16)
Note that this type fits the requirements of the run function.
Every function unit can be defined by the following higher-
order function, fu , which takes three arguments: the operation
op that the function unit should perform, the seven inputs , and
the address pair (a0, a1). It selects two inputs, based on the
addresses, and applies the given operation to them, returning
the result:
fu op inputs (a0, a1) =
op (inputs ! a0) (inputs ! a1)
(18)
Using partial application we now define:
fu1 = fu add
fu2 = fu sub
fu3 = fu mul
(19)
Note that the types of these functions can be derived from
the type of the cpu function, thus determining what component
instantiations are needed. For example, the function add
should take two Signed 16 values and also deliver a Signed 16
value.
In order to define fu0, the Opcode type and the multiop
function that chooses a specific operation given the opcode,
are defined first. It is assumed that the binary functions shift
(where shift a b shifts a by the number of bits indicated by
b) and xor (for the bitwise xor ) exist.
data Opcode = Shift | Xor | Equal
multiop Shift = shift
multiop Xor = xor
multiop Equal = λa b → if a == b then 1 else 0
(20)
Note that the result of multiop is a binary function from two
Signed 16 values into one Signed 16 value; this is supported
by CλaSH. The complete definition of fu0, which takes an
opcode as additional argument, is:
fu0 c = fu (multiop c) (21)
The complete definition of the cpu function is (note that
addrs contains four address pairs):
cpu (State s) (x , opc, addrs) = (State s ′, out)
where
inputs = x . (0 . (1 . s))
s ′ = [ fu0 opc inputs (addrs ! 0)
, fu1 inputs (addrs ! 1)
, fu2 inputs (addrs ! 2)
, fu3 inputs (addrs ! 3)
]
out = last s
(22)
Due to space restrictions, Figure 7 does not show the inter-
nals of each function unit. We remark that CλaSH generates
e.g. multiop as a subcomponent of fu0.
While the CPU has a simple (and maybe not very useful)
design, it illustrates some possibilities that CλaSH offers and
suggests how to write actual designs.
V. RELATED WORK
This section describes the features of existing (functional)
hardware description languages and highlights the advantages
that CλaSH has over existing work.
HML [5] is a hardware modeling language based on the
strict functional language ML, and has support for polymorphic
types and higher-order functions. There is no direct simulation
support for HML, so a description in HML has to be translated
to VHDL and the translated description can then be simulated
in a VHDL simulator. Certain aspects of HML, such as higher-
order functions are however not supported by the VHDL
translator [14]. The CλaSH compiler on the other hand can
correctly translate all of its language constructs.
Like the research presented in this paper, many functional
hardware description languages have a foundation in the
functional programming language Haskell. Hawk [6] is a
hardware modeling language embedded in Haskell and has
sequential environments that make it easier to specify stateful
computation (by using the ST monad). Hawk specifications
can be simulated; to the best knowledge of the authors there
is, however, no support for automated circuit synthesis.
The ForSyDe [10] system uses Haskell to specify abstract
system models. A designer can model systems using heteroge-
neous models of computation, which include continuous time,
synchronous and untimed models of computation. Using so-
called domain interfaces a designer can simulate electronic
systems which have both analog and digital parts. ForSyDe has
several backends including simulation and automated synthe-
sis, though automated synthesis is restricted to the synchronous
model of computation. Although ForSyDe offers higher-order
functions and polymorphism, ForSyDe’s choice elements are
limited to if − then−else and case expressions. ForSyDe’s
explicit conversions, where functions have to be wrapped
in processes and processes have to be wrapped in systems,
combined with the explicit instantiations of components, also
makes ForSyDe far more verbose than CλaSH.
Lava [7], [9] is a HDL embedded in Haskell which focuses
on the structural representation of hardware. Like CλaSH, Lava
has support for polymorphic types and higher-order functions.
Besides support for simulation and circuit synthesis, Lava
descriptions can be interfaced with formal method tools for
formal verification. As discussed in the introduction, taking
the embedded language approach does not allow for Haskell’s
choice elements to be captured within the circuit descriptions.
In this respect CλaSH differs from Lava, in that all of Haskell’s
choice elements, such as case-expressions and pattern match-
ing, are synthesized to choice elements in the eventual circuit.
Consequently, descriptions containing rich control structures
can be specified in a more user-friendly way in CλaSH than
possible within Lava, and hence are less error-prone.
Bluespec [15] is a high-level synthesis language that fea-
tures guarded atomic transactions and allows for the automated
derivation of control structures based on these atomic transac-
tions. Bluespec, like CλaSH, supports polymorphic typing and
function-valued arguments. Bluespec’s syntax and language
TABLE I
DESIGN CHARACTERISTICS REDUCTION CIRCUIT
CλaSH VHDL
CLB Slices & LUTs 4076 4734
Dffs or Latches 2467 2810
Operating Frequency (MHz) 159 171
features had their basis in Haskell. However, in order to appeal
to the users of the traditional HDLs, Bluespec has adapted
imperative features and a syntax that resembles Verilog. As a
result, Bluespec is (unnecessarily) verbose when compared to
CλaSH.
The merits of polymorphic typing and function-valued ar-
guments are now also recognized in the traditional HDLs,
exemplified by the new VHDL-2008 standard [1]. VHDL-
2008 support for generics has been extended to types and
subprograms, allowing a designer to describe components with
polymorphic ports and function-valued arguments. Note that
the types and subprograms still require an explicit generic
map, while the CλaSH compiler automatically infers types, and
automatically propagates function-valued arguments. There
are also no (generally available) VHDL synthesis tools that
currently support the VHDL-2008 standard.
VI. CONCLUSION
This research demonstrates once more that functional lan-
guages are well suited for hardware descriptions: function
applications provide an elegant notation for component in-
stantiation. While circuit descriptions made in CλaSH are
very concise when compared to other (traditional) HDLs,
their intended functionality remains clear. CλaSH goes beyond
the existing (functional) HDLs by including advanced choice
elements, such as pattern matching and guards, which are
well suited to describe the conditional assignments in control-
oriented circuits. Besides being able to translate these basic
constructs to synthesizable VHDL, the prototype compiler can
also translate descriptions that contain both polymorphic types
and user-defined higher-order functions.
The CλaSH compiler has also been used to translate non-
trivial functional descriptions such as a streaming reduction
circuit [16] for floating point numbers. Table I displays the
design characteristics of both the CλaSH design and a hand-
optimized VHDL design where the same global design deci-
sions and local optimizations were applied to both designs.
The figures in the table show that the results are comparable,
but we remark that they only give a first impression. Future
research includes a more thorough investigation into the per-
formance differences of the two designs.
VII. FUTURE WORK
The choice of describing state explicitly as an extra argu-
ment and result can be seen as a mixed blessing. Even though
descriptions that use state are usually very clear, distributing
and collecting substate can become tedious and even error-
prone. Automating the required distribution and collection, or
finding an abstraction mechanism that suppresses state would
make CλaSH easier to use. Currently, one of the examined
approaches to suppress state in the specification is by using
Haskell’s arrow-abstraction.
The transformations in the normalization phase of the
prototype compiler are developed in an ad-hoc manner, which
makes the existence of many desirable properties unclear. Such
properties include whether the complete set of transformation
will always bring the description into a form that can be trans-
lated to hardware or whether the normalization process always
terminates. Although extensive use of the compiler suggests
that these properties hold, they have not been formally proven.
A systematic approach to defining the set of transformations
allows one to proof that the earlier mentioned properties do
indeed hold.
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